World of FPGA Podcast
The World of FPGA Podcast covers both basic and advanced topics related to Field-Programmable Gate Arrays. Hosted by David Kirchner, it aims to educate listeners about FPGA technology and its applications. The podcast is suitable for beginners and experienced engineers alike.
Episodes
WFP035 – FPGA Talk #2 Design Approaches
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP034 – FPGA High-Speed I/Os
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP033 – FPGA I/Os
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP032 – FPGA Routing
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP031 – FPGA Memory
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP030 – FPGA Conference 2025
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP029 – FPGA DSP
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP028 – FPGA Talk #1 FPGA companies
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP027 – FPGA Slices
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP026 – FPGA Talk Intro
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP025 – FPGA Implementation
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP024 – FPGA Synthesis
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP023 – FPGA Development Process
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP022 – VHDL Testbench
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP021 – 2024 Review and Outlook
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP020 – Simulation
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP019 – 2023 Review and Outlook
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP018 – Debugging an ARM
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP017 – Debugging an FPGA
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP016 – FPGA Conference 2023
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP015 – Bootloader
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP Meetup 2023
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP014 – Debugging an SoC
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP013 – Embedded Systems
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP012 – Design workflow
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP011 – Manufacturer of SoC
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP010 – Idea behind SoC
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP009 – Launch ended
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP008 – PI Day and Opening
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP007 – Programming languages for FPGAs
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP006 – Inside FPGA – specialties
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP005 – Inside FPGA – basics
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP004 – Manufacturers and their components
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP003 – Electronics vs. Software vs. FPGA
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP002 – History of programmable logic
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP001 – The world of FPGAs
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
WFP000 – Start of WoF Podcast
.avia-section.av-1apwy4-f0a9c875d3b2ecccb308559719541ff4 .av-extra-border-element .av-extra-border-inner{
background-color:#39342d;
}
.flex_column.av-xm6p0-62c5e21bb4b433b2eebb2ac41c4e9edd{
border-radius:10px 10px 10px 10px;
padding:10px 10px 10px 10px;
}
#top .av-special-heading.av-lbda955k-6396b2ee9d9c24f957e8b7636dd41ea2{
padding-bottom:10px;
}
body .av-special-heading.av-lbda955k-6396b
